We demonstrate that a high quality SiO 2 was successfully deposited onto ZnO by photochemical vapor deposition (photo-CVD). ZnO-based metal-oxide-semiconductor field effect transistors (MOSFETs) were also fabricated with such a photo-CVD oxide as the insulating layer. As compared with similar structure of ZnO-based metal-semiconductor FETs (MESFETs), it can be found that the gate leakage current was decreased to more than three orders of magnitude by inserting the photo-CVD oxide layer between ZnO and gate metal. With the 2 μm gate length, we also found that the saturated I ds and maximum G m of the fabricated ZnO-based MOSFET were 61.1 mA mm −1 and 10.2 mS mm −1 , respectively.
Introduction
ZnO is a wide bandgap (3.37 eV at room temperature) semiconductor with superior material properties such as high melting temperature of 1975
• C, large exciton binding energy of 60 meV and high-temperature operation device applications, etc. ZnO-related devices have also attracted considerable interest in recent years, for example, light emitting diodes, laser diodes and ultraviolet photodiodes [1, 2] . In addition, there is also much literature for a ZnObased field effect transistor (FET) which has been published in the past, especially the ZnO-based thin film transistors (TFTs) [3] [4] [5] . Compared to the other wide bandgap semiconductors (GaN or SiC), ZnO exhibits the great advantage that it can be grown on a flexible substrate due to its low-temperature growth process. Fortunato et al reported on the high-mobility ZnO TFTs produced at room temperature [6] . A bottomgate-type TFT was fabricated using undoped ZnO as an active channel deposited via ion beam sputtering that was reported by Hoffman et al [7] . Nomura et al showed TFTs fabricated in a single-crystalline transparent oxide with high mobility of 80 cm 2 V −1 s −1 [8] .
In order to improve the FET performance, we need to choose high quality gate dielectric materials. Kao et al employed a 50 nm thick (Ce, Tb)MgAl 11 O 19 as the gate dielectric; however, complete pinch-off characteristics were not yet observed in such a device [4] .
Sasa et al reported ZnO/ZnMgO FETs with a hetero-metal-insulatorsemiconductor structure; a very thin (2 nm) ZnMgO cap layer is utilized as a hetero-metal-insulator-semiconductor gate structure together with a 50 nm thick Al 2 O 3 gate dielectric. Their device showed a complete FET characteristic [3] .
Previously, it was shown that the photo-chemical vapor deposition (photo-CVD) technique can also be employed in depositing high quality SiO 2 layers on various semiconductor substrates [9] [10] [11] [12] . When we employ a photo-CVD technique in growing thin films, selecting a proper light source with a radiation spectrum matching the absorption spectra of the reactance gases is very important. In this study, we used a deuterium (D 2 ) lamp as the excitation source of our photo-CVD system. The D 2 lamp emits strong ultraviolet (UV) and vacuum ultraviolet radiation, which can effectively decompose SiH 2 and O 2 . O 2 can absorb photons in the wavelength region from 133 to 175 nm and SiH 4 can absorb photons in the region below 147 nm [12] [13] [14] [15] . Thus, energy can be directly transferred from the D 2 lamp to the excited SiH x and O atoms. In addition, such a photo-CVD system offers better control in the oxide region, and selective growth is possible. It has been reported that the quality of the oxide layers grown by such a photo-CVD system is close to that grown by thermal oxidation, and the electrical properties of the photo-CVD grown oxide are applicable to device applications [12] [13] [14] [15] .
In this work, we have fabricated ZnO-based metal-oxidesemiconductor FETs (MOSFETs) and metal-semiconductor FETs (MESFETs) with and without a thin photo-CVD SiO 2 layer as the gate oxide, respectively. The electrical properties of the fabricated devices will also be discussed.
Experiments
Prior to photo-CVD SiO 2 deposition, an undoped 20 nm thick ZnO epilayer was grown on (0 0 0 1) sapphire by using radiofrequency sputter (rf-sputter). During the growth, the working pressure of the chamber was ∼5.0 × 10 −2 Torr while the rf power was 200 W and the ratio of O 2 /Ar gas flow was maintained at 1/10. No substrate heating or bias was applied during the deposition. Sequentially ZnO films were annealed at 600
• C for 30 min in a furnace. By room temperature Hall measurements, it was found that the carrier sheet concentration and mobility of the as-grown ZnO films were 10 13 cm −2 and 60-80 cm 2 V −1 s −1 , respectively. Although the mobility of our sputter-ZnO films may be lower than other methods [16, 17] , a sputter system is a low-cost method for obtaining ZnO films. From the measured XRD spectrum of our ZnO films, we observed a ZnO (0 0 2) reflection peak at 2θ = 34.24
• . The peak occurring at 2θ = 41.8
• in the spectrum originated from the (0 0 6) plane of the sapphire substrate. Such a result indicates that the ZnO film was preferentially grown in the c-axis direction. ZnO MOSFETs and MESFETs were then fabricated. First, ZnO films were ultrasonically degreased with acetone and isopropanol for 5 min in each step, and then rinsed with deionized (DI) water. Acetone can clean the oil sludge on the sample surface and isopropanol can remove residual acetone. The native contamination layer was removed by treatment with a buffered oxide etchant (BOE) solution, then blown dry by nitrogen gas. After cleaning the ZnO films, ZnO-based FETs were fabricated by the standard photolithography and lift-off methods. Ti/Al/Ti/Au (20 nm/60 nm/20 nm/50 nm) was first deposited onto the ZnO samples by an e-gun evaporator to serve as the source and drain ohmic contact electrodes, followed by a 525
• C furnace annealing in N 2 ambient for 3 min. The specific contact resistance was analyzed by using a circular transmission line model (CTLM) method. Finally a 35 nm thick SiO 2 gate oxide was deposited onto ZnO by photo-CVD, and the Ni (40 nm)/Au (60 nm) gate metal was defined by standard photolithography as shown in figure 1(a) . For comparison, ZnO-based MESFETs without the oxide layer were also fabricated in the same device process as shown in figure 1(b) . Room temperature current-voltage (I-V) characteristics of the fabricated devices were then measured by an HP 4155B semiconductor parameter analyzer.
Results and discussion
As shown in figure 2, it can be seen that the I-V curve of the source-drain ohmic contact shows good performance. Because standard CTLM patterns were used in this study, the total resistance R c is given by [18] 
where ρ S , ρ c , L, L T and d were the sheet contact resistivity, specific contact resistivity, inner circular radius, transfer length and interspace between the inner and outer contacts, respectively. By this equation, we obtain a specific contact Figure 3 shows the drain current as a function of drain voltage (i.e. I ds -V ds characteristics) with varied gate voltage (V gs ) for MESET and MOSFET devices. The drain current increases as the inverse gate voltage increases as shown in figure 3(a) . In other words, I ds -V ds reveals a resistance characteristic. This may be due to the fact that the poor Schottky contact between the gate metal and the ZnO layer caused large gate leakage current. Figure 3(b) shows I ds -V ds characteristics with gate voltage varying from −6 V to 2 V for MOSFET at room temperature. The drain current I ds gradually decreases for more negative gate-source voltages V gs and tends to saturate when the drain-source voltage exceeds V gs -V Th where V Th is the threshold voltage. The modulation of the channel conductance indicates that the operation of the fabricated MOSFET is an n-channel depletion mode. In this work, ZnO-based MOSFETs exhibit better saturation and pinch-off characteristics than MESFET. It was also found that I ds(sat) = 61.1 mA mm −1 at W = 80 μm, L = 2 μm while biased at V gs = 2 V, V ds = 10 V. We can effectively decrease the gate leakage current of the fabricated MOSFETs and achieve normal operation of FETs by depositing a 35 nm thick SiO 2 layer as a gate oxide. Figure 4 shows the I gs -V gs characteristics of the MESFET and MOSFET devices. It can be seen that the leakage current of the MESFET is very large. Two possible mechanisms can be discussed as follows. The first one is the carrier that could be transported by the defects of ZnO-based epitaxial layers. Hence it is hard to achieve high quality Schottky contacts. As a result, gate leakage currents often become large. The second possible reason for the large gate current is the high background carrier concentration of the ZnO layer that possibly originates from oxygen vacancy related defects. This may lead to a very thin barrier and a resulting significant tunneling current. As a result, Schottky contacts of devices will be bad. Compared with Kao's MESFET device [4] , it was found that the gate leakage current of our device is about two orders of magnitude higher than theirs. It may be due to the fact that their ZnO films grown by pulsed laser deposition have fewer defects and they use a higher work function metal, Pt, to get higher Schottky barrier height. After depositing 35 nm thick photo-SiO 2 , we could reduce the gate leakage current about three orders of magnitude. It was found that the gate leakage current was 3.17 × 10 −5 A with a reverse applied voltage of −10 V. In other words, we can reduce the gate leakage current almost three orders of magnitude by inserting 35 nm thick SiO 2 . Such a significant reduction could be attributed to the nature of photo-CVD SiO 2 and the SiO 2 layer as the effective passivation of ZnO surface states. Figure 5 shows the relationship between transconductance (G m ), I ds and V gs . It was found that maximum G m is about 10.2 mS mm −1 at V ds = 9 V and V gs = −2 V for the ZnO MOSFET. Finally, we derived gate voltage swing (GVS) from the G m -V gs curve. The range of gate voltage that has a transconductance of 85% peak value was defined as GVS. After the calculation, we find that the GVS is about 5 V. The value of G m is the slope from the I ds -V gs curve, so a larger value of GVS will improve the linearity. Thus, the large GVS of our ZnO MOSFETs could provide better linear behavior than some kinds of GaAs [19] or GaN-based [20] MOSFETs, which is very important for practical amplifier applications.
Conclusion
In summary, ZnO samples were grown on (0 0 0 1)-sapphire substrates by rf sputter. High quality SiO 2 films were deposited by the photo-CVD technique. ZnO-based MESFETs and MOSFETs were sequentially fabricated. It was found that we can reduce the gate leakage current more than three orders of magnitude from MESFET to MOSFET and achieve a normal operation of FET by depositing a 35 nm thick photo-CVD SiO 2 layer. With the 2 μm gate length, we found that the maximum saturated I ds of the MOSFET was 61.1 mA mm −1 while V gs = 2 V and V ds = 10 V, maximum G m was 10.2 mS mm −1 as V ds = 9 V and V gs = −2 V.
